[Next] [Previous] [Up] [Top] [Contents] [Back]

5.2.1 Channel Registers

5.2.1.2 Enable Index Register

This registers is used to set whether an index pulse will reset the counter and at which level this index pulse will be active.

Enable Index Register
Channel Offset
Read/Write
76543210
$05      LVLINDEIND

EIND
When EIND=1, an index pulse will reset the counter.
When EIND=0, the index pulse is masked and will not reset the counter.

LVLIND
When LVLIND=0, a '1-0-1' pulse on the index input will clear the counter, if enabled using EIND.
When LVLIND=1, a '0-1-0' pulse on the index input will clear the counter, if enabled using EIND.

After a SYSRESET these bits are cleared.

Note: The state of the EIND bit does not affect the interrupt capability of the index input.


BI-0433 - 12 Channel Incremental Encoder Interface with Isolated Inputs and Cable Fault Detection - 23 MAY 1997 Copyright 1997 Brand Innovators B.V. [Next] [Previous] [Up] [Top] [Contents] [Back]